DRAM supply constraints